

Oxidized Silicon-On-Insulator (OxSOI) from Bulk Silicon: a New Photonic Platform

**Nicolás Sherwood-Droz*, Alexander
Gondarenko and Michal Lipson**

**Ultrafast Terahertz nanoelectronics Lab
Jae-seok Kim**



Contents

- 1. Abstract**
- 2. The present condition**
- 3. Limiting factors of optical material**
- 4. Goal**
- 5. Experimental work**
- 6. Result & Conclusion**



Abstract

- **Demonstrate a bulk silicon alternative to SOI, using Si₃N₄ masking and oxidation techniques**
- **Waveguide losses of 2.92 dB/cm with a process compatible with the front-end of a typical CMOS fabrication line**


The present condition

- Silicon photonics has been made many times over
- Sub-wavelength optical wires fabricated using CMOS materials and techniques
 - ➔ *Feasible and Economic integration of optics and Electronics*
- High-bandwidth, low-power interconnects
 - ➔ *Can be used for chip multi-processor interconnects or low-jitter chip-wide clock distribution networks*
- **No consensus** as to **the specifics** of how this integration will happen

“ Only that it needs to happen ”

Limiting factors of optical material

- Waveguides
 - Require a layer of **optical cladding**
 - Confine it in such a way as to provide **directional control of the light**
- High-contrast optics → reduced the optical wire size
 - But typical Si waveguide(450*250nm) requires **1um of SiO₂**




✓ *SiO₂ can be deposited easily*

✓ *Cannot be simply inserted beneath*

Limiting factors of optical material

- SOI(Silicon-On-insulator) technology with a large after-process Buried Oxide(BOX) layer
 - BOX layer must be less than **a few hundred nanometers** to avoid a variety of **self-heating effects**
 - Would be **too small** for optical cladding purposes
- One innovative technique
 - **Air buffer layer** by **substrate removal**




✓ **But still used polysilicon as the guiding layer**

Fig. 1. (left) Sketch of a standard bulk CMOS stack up with fabricated polysilicon waveguides. (right) Sketch after locally removing silicon substrate to eliminate propagation loss due to substrate leakage.

Goal

- High quality oxide beneath Si
 - Using thermal oxidation ➔ BOX layer
- Create waveguide
 - By protecting a defined area of bulk silicon
- Standard CMOS material and process
 - Si_3N_4 and LOCOS(LOCAl Oxidation of Silicon)



✓ Assemble a three sided Si_3N_4


➤ Fully surrounded channel waveguides on bulk silicon



Experimental Work


- a. Deposit of Si_3N_4 using PECVD
- b. Etching vertically down using ICP etcher
- c. Deposit of Si_3N_4 to serve as sidewall
- d. Etching the same amount as was deposited
- e. Creating BOX layer by oxidation
- f. SiO_2 Cladding to complete the surrounding

a. Deposit of Si₃N₄ using PECVD




- Silicon
- Si₃N₄ (first layer)

✓ This layer serves as the top cover the protective mask




Plasma Enhanced Chemical Vapor Deposition

b. Etching vertically down using ICP etcher



600nm pillars with a Si₃N₄ layer on top



- Silicon
- Si₃N₄ (first layer)
- Resist



Inductively-Coupled Plasma etching

c. Deposit of Si3N4 to serve as sidewall

d. Etching the same amount as was deposited




- Silicon
- Si3N4 (first layer)
- Si3N4 (second layer)


e. Creating BOX layer by oxidation

f. SiO₂ Cladding to complete the surrounding

e



f






- Silicon
- Si₃N₄ (first layer)
- Si₃N₄ (second layer)
- SiO₂

- ✓ Wet oxidation chamber at 1100°C
- ✓ SiO₂ grows in the regions of exposed silicon

Result & Conclusion


740 nm width

245 nm height



3.3 μm buried oxide

Result & Conclusion



- Propagation loss: **2.92 dB/cm**
 - Using the cut-back method
- Similar losses for TE and TM

- ❖ Confined optical mode
- ❖ Unaffected by the leftover Si₃N₄
- ❖ A sizable BOX layer